

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

UTILITY PATENT APPLICATION FOR:

**A METHOD AND APPARATUS FOR BUILDING UP
LARGE SCALE ON CHIP DE-COUPLING CAPACITOR ON
STANDARD CMOS/SOI TECHNOLOGY**

Inventors:

**Joseph Weiyeh Ku
4102 Amaranta Avenue
Palo Alto, CA 94306**

**Paul Vande Voorde
168 Arbor Lane
San Mateo, CA 94403**

A METHOD AND APPARATUS FOR BUILDING UP LARGE SCALE ON CHIP DE-COUPLING CAPACITOR ON STANDARD CMOS/SOI TECHNOLOGY

FIELD OF THE INVENTION

This invention relates generally to a semiconductor device and in particular to improving decoupling capacitor integrated circuits built onto a memory device.

BACKGROUND OF THE INVENTION

Modern semiconductor devices including integrated circuit devices have electrically conductive leads and output drivers which are switched ON and OFF. The switching operations between no current and peak current is very rapid and may cause rapid changes in the power supply voltage and spikes within the lead circuits and die circuits. Such induced voltage and current variations cause malfunctions of the integrated circuit and may severely limit the clock speed at which the device can be satisfactorily operated. The problem is particularly relevant in devices having a large number of leads, where many leads may be simultaneously switched ON to cause a large, sudden current drain.

The goal of decoupling capacitors is to provide a condition whereby the actual ranges of voltage and current in each part of the circuit in the ON and OFF stages are relatively narrow. The de-coupling capacitor provides necessary current demands of the chip during operation. If the de-coupling capacitance is not enough, the inductance of the power delivery line might cause voltage dipping which could result in the malfunction of the chip. Currently, most of the VLSI chips rely on parasitic capacitance (i.e. N-well junction capacitance) to provide the major part of the necessary on chip de-coupling capacitance. In some highly integrated VLSI circuits where the instantaneous current demand is high, additional de-coupling capacitors are added in the surrounding area of peripheral circuitry to stable the power supply in case of heaving switching activities occurring on chip. With the increasing usage of SOI (Silicon-on-Insulator) technology, the problem of voltage dipping is particular acute, because SOI technology inherently has less parasitic capacitance.

Decoupling capacitors are frequently used in the supply rail of the on-chip cache memory blocks inside the processor chip due to high current demand during cache access from the CPU.

FIG. 1 illustrates a floor-plan view of a conventional microprocessor 10. The microprocessor 10 has logic 16 and cache circuitry 14. The logic circuitry 16 is the plurality of boxes located in the center of the figure (D MMU, LSU, IFV, FXU, DU, BP, IFV, FPU, PLL and MMU). The logic circuitry 16 includes the processor and other features involved in carrying-out processing functions of the microprocessor 10. The cache circuitry 14 is the plurality of boxes labeled "cache". The cache circuitry 14 is a well known in the art memory device. Decoupling capacitors 12 surround the logic 16 and cache 14 circuitry so as to provide load energy/storage so that the sudden current demand required by the circuitry does not result in a draining of a distant power supply (not shown). The use of decoupling capacitors 12 are well known in the art and will be discussed with greater detail with regards to FIGS. 2-4.

The coupling of the logic circuitry 16 and cache circuitry 14 in the conventional microprocessor 10 allows recently used data or instructions in the cache to be readily available to the processor, instead of requiring the processor to search for the data or instructions as in the case where distant, slow Dynamic Random Access Memory (DRAM) is used. Typically, the decoupling capacitors 12 are located along side or placed in various locations among the logic and cache circuitry, as shown in the figure. The area above the logic and cache circuitry contains metal inter-connection and inter-layer dielectric material.

In today's VLSI processor class, such as the Pentium 4 or PowerPC, the on-chip cache often occupies a large amount of chip area. In some cases, the total cache size takes more than two thirds of the chip area. Also, the processors tend to run at high frequencies,

typically in the GHz range. Integrated circuits operating at such high frequencies are frequently susceptible to various forms of interference, such as, signal coupling and radio frequency interference. Typically, to avoid such interference in the memory block, a substantial amount of space above the circuit structure is left unused for signal routing, This space can be a useful location for de-coupling capacitor construction.

The prior art is replete with methods to counter this problem. Most of the prior art attempts to overcome the above stated problems by increasing the chip area to accommodate a larger de-coupling capacitance. One of the advantages of SOI technology is the small parasitic capacitance which results in small de-coupling capacitances. However, the solutions put forth by the prior art tend to be costly.

A cost effective solution has been sought for providing on chip de-coupling capacitors circuits in integrated circuits and solve the power supply and interference problems in the chip.

SUMMARY OF THE INVENTION

In one respect, the invention is a method for forming de-coupling capacitor in the area above a circuit block which is not suitable for signal routing layer due to sensitivity underneath. The method comprises the steps of forming a capacitor on an IC chip, forming a first metal layer separating the de-coupling capacitor circuit from the circuit block underneath, and forming an inter-digitated capacitance structure, such that the inter-digitated capacitance structure is etched to form a predetermined pattern of inter-digitated metal fingers, wherein a plurality of de-coupling capacitances are formed between the inter-digitated capacitance structure and first and second metal layers.

The second metal layer comprises at least one inter-digitated metal and a plurality of inter-digitated metal fingers extending there from and a dielectric material deposited

1 between the metal fingers, wherein each of the plurality of inter-digitated metal fingers
2 has predetermined width and thickness and is separated by a predetermined distance. The
3 minimum space between inter-digitated fingers should be used in the VLSI technology
4 being employed. For example in a 0.18 μ m CMOS technology the minimum spacing
5 between metal fingers is 0.28 μ m and the metal thickness is 0.6 μ m.

6
7 A first dielectric layer is formed on the circuit block such that the first dielectric
8 layer has a predetermined thickness. The dielectric material of each layer could be just
9 leveraged from regular CMOS VLSI technology. However, it is preferable to use the low
10 dielectric material for the isolation layer such as in the inter-layer dielectric layer, and high
11 dielectric material (i.e. Ta₂O₅) for the first and second dielectric layers..

12
13 A second dielectric layer is formed above the first metal plate. The first metal layer
14 is a bottom plate which isolates the capacitor from the circuit block is formed and has a
15 predetermined thickness.

16
17 A third dielectric layer above the second metal layer is formed and a second metal
18 layer is formed above the second dielectric layer.

19
20 In another respect, the invention is an integrated circuit comprising a circuit block
21 having a predetermined circuit layout, a first metal layer formed on top of the first
22 dielectric layer which insulates the capacitor from the circuit block, and an inter-digitated
23 capacitance structure comprising at least one metal plate and a plurality of inter-digitated
24 metal fingers. A plurality of de-coupling capacitances is formed between the inter-
25 digitated capacitance structure and first and second metal layers. The inter-digitated metal
26 fingers extend from the metal plate in such a manner that the fingers are in parallel and
27 have a predetermined separation and width. The minimum space between inter-digitated

fingers is used in the VLSI technology being employed. For example, in a 0.18 μ m CMOS technology the minimum metal spacing is 0.28 μ m and the metal thickness is 0.6 μ m.

A first dielectric layer is formed on the circuit block, such that the first dielectric layer has a predetermined thickness (0.1-1.0 μ m). A second dielectric layer formed on top of the first metal layer. a third dielectric layer is formed on the second metal layer and a third metal plate is formed on the third dielectric layer.

The first metal layer is a bottom plate which isolates the capacitor from the circuit block and the first metal layer is 0.2 μ m in thickness, if 0.18 μ m CMOS technology is used).

The dielectric material of each layer could be just leveraged from regular CMOS VLSI technology. However, if the technology is allowed, it is preferable to use the low dielectric material for the isolation layer, and high dielectric material (i.e. Ta₂O₅) for the capacitance layers.

In comparison to known prior art, certain embodiments of the invention are capable of achieving certain aspects, including some or all of the following: (1) the technique is easily implemented (2) at a very low cost; and (3) no need to increase the chip area to accommodate a large capacitance. Those skilled in the art will appreciate these and other advantages and benefits of various embodiments of the invention upon reading the following detailed description of a preferred embodiment with reference to the below-listed drawings.

1 BRIEF DESCRIPTION OF THE DRAWINGS

2
3 A more complete understanding of the invention and its advantages will be apparent
4 from the following detailed description taken in conjunction with the accompanying
5 drawings, wherein examples of the invention are shown and wherein:
6

7 FIG. 1 is a floor-plan view illustrating a conventional microprocessor, according to
8 the prior art;
9

10 FIG. 2 is a side view illustrating the cache memory, according to an embodiment of
11 the invention;
12

13 FIG. 3 is a top view illustrating the inter-digitated capacitance structure, according to
14 an embodiment of the invention; and
15

16 FIG. 4 is a cross-section view illustrating the inter-digitated capacitor structure,
17 according to an embodiment of the invention.
18

19 DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT
20

21 In the following detailed description, numerous specific details are set forth in
22 order to provide a thorough understanding of the present invention. However, it will be
23 apparent to one of ordinary skill in the art that these specific details need not be used to
24 practice the present invention. In other instances, well known structures, interfaces, and
25 processes have not been shown in detail in order not to unnecessarily obscure the present
26 invention.
27

28 Decoupling capacitors and methods for fabricating such capacitors are disclosed.
29 In the following description, numerous specific details are set forth, such as materials,

thickness, processing sequences, etc., in order to provide a thorough understanding of the present invention. However, one skilled in the art would understand that the present invention may be practiced without these specific details. In other instances, well known processing steps and device structures have not been described in detail in order to avoid unnecessarily obscuring the present invention. Furthermore, although the present invention is described below as being fabricated, for example, in a CMOS integrated circuit chip, one skilled in the art would understand that the present invention could be embodied within, for example, multi-chip modules (MCM), circuit boards, or other structures that require a capacitor in close proximity to circuitry.

FIG. 2 illustrates a cross-sectional view of a System-On-a Chip (SOC) microprocessor which comprises of large cache memory block, CPU, as well as other logic functional blocks, according to the preferred embodiment of the invention. The System-On-a-Chip microprocessor includes logic circuitry 20, cache circuitry 22, signal routing metal layer 34, and decoupling capacitor 30. The logic circuitry 20 is conventional circuitry such as the CPU, and other known processing devices. The cache circuitry 22 is also conventional circuitry that comprises a cache memory device, such as memory array blocks, logic gates, and other known devices. Above the logic circuitry 20 and the cache circuitry 22 is the signal routing metal layer 34 and the decoupling capacitors 30, respectfully. The signal routing metal layer 34 is a typically a layer which electrical current is conducted, for example signal paths or interconnections between various devices or structures on in the processor. However, one of ordinary skill in the art can appreciate that the signal routing metal layer 34 can be used for many more purposes.

The decoupling capacitors 30 are located above cache circuitry 22. The decoupling capacitors 30 are preferably, located in the empty space above a cache circuitry 22 or some other type of processor circuit. This area above the cache memory array blocks were not recommended to have signal routing unless a shielded conductive layer was placed between the signal routing and the cache memory array blocks. Now, CMOS

1 technology offers up to 8 layers of metal to be used in the signal interconnect and power
2 routing. With the ever reducing metal spacing (now less than $0.2\mu\text{m}$) and thicker metal
3 (greater than $0.6\mu\text{m}$ in the upper layers) it is possible to construct an inter-digitated
4 capacitor structure 200 to serve as the decoupling capacitor in the space above the cache
5 memory. Both the decoupling capacitors 30 and the inter-digitated capacitor structure 200
6 will be discussed in greater detail with regards to FIGS. 3-4.

7
8 The structure of the inter-digitated capacitance structure 200 is illustrated in FIG. 3.
9 The inter-digitated capacitance structure 200 is typically constructed in a previous unoccupied
10 area above a cache memory. FIG. 3 shows the bottom metal plate 102 and a plurality of inter-
11 digitated metal fingers 104. The top plate and dielectric layers between the bottom plate 102
12 and the plurality of inter-digitated metal fingers 104 are not shown. The inter-digitated
13 capacitance structure 200 is laid out by forming two parallel metal strips on opposite sides of
14 the plate and a plurality of fingers extending from each metal strip to a position near the
15 opposite metal strip.

16
17 The inter-digitated metal fingers 204 have a predetermined width and thickness. The
18 fingers 204 also are spaced apart from each other by a predetermined distance. As will be
19 explained in further detail with regards to FIG. 4, the area between the fingers is deposited
20 with a dielectric material (not shown). Accordingly, a plurality of capacitances is formed
21 between the inter-digitated fingers 104, and between the inter-digitated fingers 104 and the
22 top and bottom metal layers.

23
24 The estimation of the total capacitance obtained from a $3000\mu\text{m} \times 3000\mu\text{m}$ chip
25 area (A and A') by using a standard $0.18\mu\text{m}$ CMOS technology is illustrated as an
26 example. This technology requires minimum spacing of $0.28\mu\text{m}$ and the metal thickness
27 of $0.6\mu\text{m}$. The capacitance of a small unit of perimeter edge is 0.2fF per μm . In a 3000
28 $\mu\text{m} \times 3000\mu\text{m}$ wide space, if a $0.5\mu\text{m}$ metal finger width is used, one could have 3000

1 inter-digitated fingers with 3000 μm length in each finger. The total capacitance is about
2 2nF for one layer. The scheme is very advantageous for any silicon-on-chip (SOC) with
3 large amounts of memory blocks. One of ordinary skill in the art can envision even more
4 improvements due to narrowing spacing.

5
6 FIG. 4 illustrates a cross-sectional view of the inter-digitated capacitor structure of the
7 preferred embodiment of the system of the invention. The substrate (not shown) is a
8 semiconductor wafer having device regions such as diffused junctions, gates, local
9 interconnections, metal layers, or other device junctions or layers. In many cases, device
10 layers, structures, or processing steps are present for reasons other than to fabricate the
11 decoupling capacitor. For example, the substrate can be an on cache memory (SRAM) or
12 (eDRAM).

13
14 An inter-layer dielectric material 101 is deposited over the substrate 100. The
15 Inter-layer dielectric material 101 has a thickness in the range from approximately 0.5 μm .
16 The dielectric material of each layer could be just leveraged from regular CMOS VLSI
17 technology. However, if the technology is allowed, it is preferable to use the low dielectric
18 material for the isolation layer such as in 101, and high dielectric material (i.e. Ta_2O_5) for
19 the capacitance layers such as in 103 and 105. The dielectric material 101 provides
20 electrical isolation between any previous conductive layer in the substrate 100 and the
21 bottom metal plate 102. The bottom metal plate 102 forms the lower plate of the de-
22 coupling capacitor. The bottom metal plate 102, also isolates the de-coupling capacitor
23 from the substrate by reducing the signal noise which may effect the performance of the
24 circuitry underneath the bottom metal 102. The bottom electrically conductive plate 102
25 can be poly-silicon, aluminum, copper, tungsten or any other similar material. One of
26 ordinary skill in the art can easily recognize that the bottom electrically conductive plate
27 102 does not have to be metal. The choice of material may depend on processing or device
28 considerations, such as processing temperature in the backend fabrication technology, etc.

Following the deposition of the bottom metal plate 102, a first dielectric layer 103 is deposited on the bottom metal plate 102. The first dielectric layer 103 comprises electrical insulation material such as CVD, silicon dioxide or other high dielectric constant material and is deposited to a predetermined thickness based on process and device requirements.

As is well known, the capacitance between two electrodes of a capacitor is proportional to the dielectric constant of the isolation material between the plates, and inversely proportional to the separation between the plates, or between two fingers with opposite electrodes. Therefore, to increase the capacitance, each dielectric layer is made as thin, or as narrow (for the inter-digitated finger) as practical and preferably comprises a material having a high dielectric constant. Also, it is well known, that the capacitance is proportional to the area and the perimeter of the plates of the capacitor. Therefore, a desired capacitance of the decoupling capacitor can be achieved by adjusting any or all of the area of the plates, the total perimeter exposed to the two opposite electrodes (for the inter-digitated finger type), and dielectric constant of the material between the plates, depending upon process and device requirements.

Following the deposition of the dielectric layer 103, an inter-digitated layer 104 is deposited and patterned by the photolithographic process to generate inter-digitated fingers on the first dielectric layer 103. A second dielectric layer 105 is deposited on the inter-digitated layer 104. The second dielectric layer 105 is a high dielectric constant material. The second dielectric material 105 is also deposited between the voids between the inter-digitated metal fingers 105. One of ordinary skill in the art can appreciate that there could be additional decoupling capacitors built on top of the existing capacitors. Also another layer of metal as a top plate could increase the overall de-coupling capacitance.

The bottom and top metal plates 102, 106 can be completely embedded within dielectric layers. The entire structure (layers 102-106) can take the place of any preexisting

insulated layer, such as an interlayer dielectric (ILD). As it is well known, a capacitor is formed from two plates (or two fingers with dielectric material separating them. Accordingly, one of ordinary skill can recognize that a plurality of de-coupling capacitors can be formed. For example, de-coupling capacitors can be formed between the top metal plate 106 and each individual inter-digitated metal finger 104. Also, a plurality of de-coupling capacitors can be formed between the individual inter-digitated metal fingers 104 themselves. Furthermore, de-coupling capacitors can also be formed between the inter-digitated metal fingers 104 and the bottom metal plate 102 as shown in FIG. 4.

Typically, the capacitor of the invention will be formed at the backend end of the microchip fabrication process, and the exact location of the capacitor will depend upon the signal routing requirement.

The foregoing description of a preferred embodiment of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed, and modifications and variations are possible in light of the above teachings or may be acquired from practice of the invention. The embodiment was chosen and described in order to explain the principles of the invention and its practical application to enable one skilled in the art to utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto, and their equivalents.